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Abstract: In recent years, time-correlated single photon counting (TCSPC) has become the
technique of choice in many life science analyses, where fast and faint luminous signals are
recorded with picosecond accuracy. Nevertheless, the maximum operating frequency of a
single TCSPC acquisition channel limits the measurement speed, especially when scanning
point systems are exploited. In order to increase the speed of TCSPC experiments, many
multichannel systems based on single photon avalanche diode arrays have been proposed
in the literature, which integrate thousands of pixels on the same chip. Unfortunately, the
huge number of data generated by this kind of system can easily bring to the saturation
of the transfer bandwidth to the external processing unit. For this reason, several different
readout architectures have been proposed in the literature, attempting to exploit at best the
limited bandwidth under TCSPC operating conditions. In this paper, some typical readout
approaches, namely clock-driven and event-driven readouts, are discussed and compared,
along with a recently-introduced router-based algorithm that is specifically designed to ob-
tain maximum bandwidth exploitation under any condition. Quantitative comparisons are
performed starting from imager response of the systems, which is the rate of recorded
events in the case of uniform illumination of the detector array.
Index Terms: Single photon avalanche diodes, single photon avalanche diode (SPAD), time
correlated single photon counting (TCSPC), readout comparison, imager response, smart
router.
1. Introduction
Time-correlated single photon counting (TCSPC) is recognized as a valuable technique for efficient
recording of extremely fast and low-intensity luminous signals.
In life sciences, time-resolved imaging by means of TCSPC is the enabling technology for several
powerful analytical techniques, such as fluorescence lifetime imaging microscopy (FLIM), Fo¨rster
resonance energy transfer (FRET), or fluorescence lifetime correlation spectroscopy (FLCS) [1]–[3].
In a typical TCSPC experiment, a biological sample is excited by means of a periodic laser source
and the arrival times of fluorescence photons are recorded and processed in order to measure the
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temporal behavior of the re-emitted waveform and extract the relevant information, e.g., the decay
time-constants.
The main limitation of this kind of measurement is related to the maximum operating frequency
of a TCSPC acquisition channel. In fact, at high detection rate the system undergoes a significant
loss of events, resulting into a distortion of the recorded waveform [4]. In particular, the use of an
independent measurement channel at relatively high detection frequency can lead to two different
kind of distortion: classic pile-up and counting loss. Pile-up distortion occurs when more than one
photon is detected during the same laser period. In that case only the first photon is successfully
recorded, resulting in an artificial speedup of the measured fluorescence decay [4].
Counting loss is related to the combined dead time of detector and conversion electronics, which
makes the system blind for a fixed time interval after a photon has been recorded.
In order to limit the distortion under a tolerable level, the power of the laser source is adjusted
to keep the detection rate well below 10% of the excitation frequency, thus leading to a negligible
probability of observing more than one photon in a period [4].
Unfortunately, the collection of a significant amount of data at low count rate involves a relatively
long measurement time, especially when a large, time-resolved image is obtained by means of a
scanning point system with a single acquisition channel.
Over the past few years, much effort has been made in order to overcome this speed limitation
leading, in particular, to the design of many systems based on the parallelization of a large number
of TCSPC acquisition channels.
High-performance multi-module commercial systems are nowadays available but, given the high
power consumption and area occupation of each module, the degree of parallelization is still limited
to only 4 or 8 channels [5], [6].
On the other hand, the exploitation of complementary metal–oxide semiconductor (CMOS) tech-
nology has paved the way to the integration of thousands of acquisition chains based on single
photon avalanche diodes (SPADs) on the same chip, [7]–[11] thus leading, in principle, to a propor-
tional increment of the measurement speed.
Nevertheless, the presence of a huge number of detectors gives rise to a considerably high rate
of events, which can easily lead to a saturation of the transfer bandwidth to the external processing
unit.
When considering a typical laser frequency of 80 MHz and a detection probability of 5%, a mean
detection rate of 4 Mcps is obtained for each channel. When 1024 pixels are exploited and 2 bytes
are used to encode each timing information, a mean throughput of 64 Gb/s is reached. As a result,
a much higher bandwidth is needed to transfer the timing data without a significant loss of events.
Unfortunately, the real-time elaboration of such a high-throughput data stream involves a con-
siderable complexity of the system design. As a result, bandwidth saturation is, to date, one of the
main limitation to the speed of TCSPC measurements.
Recently, many different readout architectures have been proposed in literature to cope with a
limited bandwidth of the bus to the PC, trying to maximize its exploitation under typical operating
conditions.
The goal of this paper is a quantitative comparison between the main readout approaches
proposed in literature for SPAD imagers used in time-correlated experiments.
In Section 2, the working principles of the main readout architectures are described, along with
a recently-introduced router-based architecture [12], specifically designed to ensure maximum
bandwidth occupation. The systems are compared on the basis of their imager response and
both qualitative and quantitative considerations are reported. In Section 3 some simulations are
performed to validate the quantitative results, while conclusions are drawn in Section 4.
2. Imager Response
The key parameter to compare different readout architectures is the time needed to acquire a
significant number of events from each pixel. In general, this time is a function of the detection
frequency of each single channel, and therefore, it strongly depends on the experiment.
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Nonetheless a quantitative comparison between different readout systems can be performed on
the basis of the rate of recorded events as a function of the rate of impinging photons, in the simple
case of uniform illumination on the whole detector array.
In general, only a portion of the photons impinging on the system is effectively detected due to the
limited collection efficiency of the imager, that results from a combination of the detectors photon
detection efficiency (PDE) and system fill factor.
In this scenario, the presence of circuitry specifically dedicated to data readout could, in principle,
be a significant limitation to the overall collection efficiency. Nevertheless, this limitation is not directly
related to the readout approach, but rather to the practical implementation of the algorithm.
Moreover, the introduction of 3-D-stacking techniques can effectively solve this issue and have
been already proposed for different readout architectures [12], [13].
The impact of the sole readout algorithm on the measurement speed can be evaluated starting
from the imager response function r r ec = f (r det), that is the average rate of recorded events, r r ec, as
a function of the detection rate, r det .
In the case of ideal detector and readout system every detected event is recorded and the imager
response shows a linear behavior
r r ec = r det . (1)
Due to the non-ideal readout process the response function approaches the ideal line only at low
detection rate. Conversely, at high frequencies the response curve saturates to a level that depends
on the ability of the readout architecture to efficiently exploit the limited bandwidth of the system.
It follows that the same bandwidth must be considered to perform a fair comparison of different
systems.
In a real TCSPC system the presence of a finite dead time of the detector and the conversion
electronics introduce an additional source of event loss. Nevertheless, the readout architecture
typically represents the main limitation, especially in large arrays. For this reason, the recorded
event rate can be estimated considering only the loss of events due to the readout approach, as
will be clarified later in this section.
We can define the counting efficiency as the ratio between the recorded event rate and the
detected event rate, i.e., the fraction of detected events which are also recorded by the system. The
counting efficiency can be used as a figure of merit to rank the different readout architectures.
2.1 Clock-Driven Readout
In high-density systems, a widely used architecture is based on the integration of each detector
with all the necessary electronics, including a time-measurement circuit and a memory to store
the timing data [11], [14], [15]. Each memory location is read out periodically in synch with a
clock signal (hence the name clock-driven readout), while the pixel is able to measure new events
[11], [14].
In this case each clock period is used simultaneously as readout and dwell time and only the
first event in each period is registered in the memory and recorded at the output. The event loss
mechanism is described in Fig. 1.
In this kind of architecture the clock period must be sufficiently long to ensure a complete readout
of the array and in systems presented so far it ranges from about 1 to 10 μs for one thousand pixels
[7], [8], [11], [14].
The transfer bus is designed to sustain the maximum possible throughput, which is reached only
in the case of maximum occupation of the channels, i.e., when one event per dwell time is recorded
for each pixel. When considering a number of pixels equal to N p i x and N bi t bits to encode the timing
data, the bandwidth of the system can be expressed as follows:
B W = N p i x · N bi t · 1Tdwell . (2)
Vol. 9, No. 3, June 2017 3900615
IEEE Photonics Journal Readout Architectures for High Efficiency
Fig. 1. Event loss mechanism with a clock-driven readout. Only one of the detected events Cdet (the first
one) is recorded during a dwell time.
As a result, given 10 bits to encode the timing data and one thousand pixels, the bandwidth
ranges between 1 and 10 Gbit/s.
Usually, both the excitation period of the laser and the dead time of the single channel are well
below 1 μs and the analytical expression of the imager response can be computed considering
only the limitation imposed by the finite bandwidth of the system. As can be inferred from Fig. 1, a
single event is registered at the output only if at least one photon impinges on the detector during
a period of the clock (Tdwell).
In a typical TCSPC experiment the detection rate varies periodically with time, since a fluores-
cence pulse is emitted during each excitation cycle. Nevertheless, in clock-driven readouts Tdwell is
far longer than a single excitation period and the probability to observe one or more events during
a dwell time can be evaluated as the product between Tdwell and the average detection rate r det . It is
worth noting that this result also holds for a dwell time that lasts for an integer number of excitation
cycles.
Given a Poisson distribution of the light, the probability to detect at least one photon during a
dwell time is given by 1 − e−Tdwell , resulting in a mean recorded rate equal to
r r ec = 1 − e
−Tdwell·r det
Tdwell
. (3)
As expected, the curve saturates at high detection rates and the maximum frequency is equal to
1/Tdwell, corresponding to one recorded event per dwell time.
In Fig. 2 a comparison between imager responses with different dwell times is reported, along
with the fraction of detected events which is successfully recorded by the system (r r ec/r det). It is
worth noting that a faster readout frequency leads to a lower loss of events, thus bringing to higher
recorded rate and so to higher counting efficiency.
On the other hand, the probability to detect a photon in a channel (equal to 1 − e−Tdwell·r det ) reduces
with the clock period resulting into an incomplete exploitation of the converters which becomes
evident especially at high bandwidth.
As a result, the use of a clock-driven architecture keeps the speed of a TCSPC measure below
the limit imposed by the bandwidth of the system. This can be mathematically shown by looking at
the imager response as a function of the system bandwidth, which results from a manipulation of
(2) and (3):
r r ec =
(
1 − e−
N p i x ·N bi t ·r det
B W
)
· B W
N p i x · N bi t . (4)
It is clear that an increase in the bandwidth does not lead to a proportional increment of the
recorded event rate, thus resulting in an inefficient exploitation of the bus, especially at high band-
width.
For example, considering 1000 pixels and N bi t equal to 10, a bandwidth of 5 Gbit/s is obtained
with a dwell time equal to 2 μs.
If the detection rate is 800 kcps (i.e. 1% of an 80 MHz laser) approximately half the events are
not measured, resulting in a mean recorded rate equal to 400 kcps for each pixel, that is 80%
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Fig. 2. Imager response of a clock-driven architecture featuring different dwell times. The counting
efficiency r r ec/r det is also reported.
bandwidth occupation. Instead, a bandwidth of 10 Gbit/s (Tdwell of 1 μs) leads to a recorded rate
up to 550 kcps per pixel over a maximum of 1 Gcps, and therefore, only 55% of the bandwidth is
exploited.
2.2 Event-Driven Readout
Typical TCSPC operating rates does not ensure a complete exploitation of the detectors during
every excitation period. Therefore, integrating a complete conversion chain for each pixel can result
in an overall inefficiency of the system in terms of both area occupation and power dissipation.
An alternative is represented by systems where a limited set of conversion channels is shared
within a much larger number of detectors.
In event-driven architectures [13], [16], [17], the system is usually subdivided in independent
clusters of pixels, each one sharing a single line directed towards an external time-conversion
circuit. The line behaves like a digital bus and every pixel of the same cluster can access it; in
particular, when a photon is detected the line changes its status and it cannot be accessed by other
pixels for a fixed time Tli ne.
An event loss mechanism is responsible for the saturation of the recorded rate, since no events
in the cluster can be measured during the line dead time Tli ne. The mechanism is shown in Fig. 3.
Like in clock-driven systems, the bandwidth limitation is related to the saturation of the recorded
event rate.
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Fig. 3. Event loss mechanism with an event-driven readout. Here, two pixels share the same timing line
and each time a photon is recorded the system remains blind for a fixed time Tli ne.
When working at saturated data rate, timing measurements are generated in each cluster at a
frequency equal to 1/Tli ne. Furthermore, in order to properly build a time-resolved image starting
from timing data, an address comes along each timing information, identifying the pixel within the
cluster [16].
As a result, the transfer bandwidth is equal to
B W = N cluster s · [N bi t + log2(N p i x,c)] · 1Tli ne (5)
where N p i x,c is the dimension of a cluster, while N cluster s is the number of clusters, that is the ratio
between the total number of pixels in the array and the cluster dimension. N bi t bits are exploited to
encode the timing information, while log2(N p i x,c) is the minimum number of bits needed to identify
the position of different pixels in a cluster.
If Tli ne is sufficiently higher than the dead time of a single SPAD a closed-form expression can be
found for the imager response of the system.
As can be inferred from Fig. 3, during the whole measurement time the system is blind for an
interval Tli ne, starting from each recorded event. As a result, the whole dead time of the system
during a long measure can be calculated as
Tdead,TO T = N r ec · Tli ne (6)
where N r ec is the total number of recorded events during the measure.
When considering the same illumination for all the detectors N r ec can be expressed as a product
between the cluster dimension N p i x,c and the number of recorded events in one pixel nr ec:
Tdead,TO T = N p i x,c · nr ec · Tli ne. (7)
Given a random distribution of photons over time, the fraction of detected photons which are also
recorded (i.e. r r ec/r det) is equal to the fraction of time during which the system is able to record data,
that is
r r ec
r det
= Tmeasur e − Tdead,TO T
Tmeasur e
= 1 − N p i x,c · Tli ne · nr ecTmeasur e (8)
where, by definition, the ratio between nr ec and Tmeasur e is equal to r r ec. Rearranging (8), the following
result is obtained:
r r ec = r det1 + N p i x,c · Tli ne · r det . (9)
It is worth noting that the imager response does not only depend on the dead time Tli ne, but on the
cluster dimension as well. In fact, in contrast to the case of clock-driven readout architectures, pixels
are not independently read out, but the registered event rate originated from a detector depends on
the presence of other pixels sharing the same converter. In particular, only one event in the cluster
can be recorded at a time, leading to a high loss of events due to pile-up and counting loss effects
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Fig. 4. Imager response of an event-driven architecture featuring 8-pixel clusters and dead times Tline.
The counting efficiency r r ec/r det is also reported.
in large clusters [13]. For this reason, N p i x,c is usually maintained low (4 or 8 are typical values)
[13], [17], [18].
The imager response with an event-driven readout architecture is shown in Fig. 4, considering
groups of 8 pixels and different dead times.
Also in this case a lower dead time, i.e., a larger bandwidth, leads to higher counting efficiency
and once again typical TCSPC detection rates do not allow the whole bandwidth occupation.
Rearranging (5) and (9), the recorded event rate can be expressed as a function of the
bandwidth B W :
r r ec = r det · B WB W + N p i x,ar r ay · [N bi t + log2(N p i x,c)] · r det (10)
where the number of pixels in the array, N p i x,ar r ay , results from the multiplication between N cluster s
and N p i x,c.
It is worth highlighting that this result is strictly valid only in case of constant illumination. Con-
versely, a typical TCSPC experiments involves a pulsed distribution of detected photons over time.
As a result, the recorded rate follows the same trend expressed in (9) and (10), but r r ec decreases
in discrete steps when increasing Tli ne.
In any case, (9) and (10) represent a good approximation of the average recording rate r det if Tli ne
is much higher than the laser period.
A comparison between the recorded data rate using an event-driven or a clock-driven architecture
is shown in Fig. 5. It is evident that the counting efficiency is higher with a clock-driven readout,
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Fig. 5. Comparison between a clock-driven and an event-driven architecture in terms of imager response
(top) and counting efficiency (bottom). The imager responses follow (4) and (10) respectively. The two
systems have the same bandwidth, equal to 8 Gbit/s, considering arrays of 1000 pixels and 10 bits to
encode timing information. 8-bits clusters are considered for the event-driven architecture.
resulting in faster measurement speed. This applies for every detection rate, even when the whole
bandwidth is exploited, that is at saturation. In fact, in event-driven systems part of the bandwidth is
always used to transfer the pixel position, resulting in a lower rate of events that can be recorded.
On the other hand, event-driven architectures feature a better exploitation of resources, thus
allowing less area occupation and power dissipation of the converters.
2.3 Router-Based Readout
The readout architectures proposed so far do not guarantee the full exploitation of transfer bandwidth
to the processing unit.
Instead, we recently proposed a novel readout algorithm, specifically designed to take maximum
advantage of the data communication bandwidth under any operating condition [12].
In the proposed architecture a limited set of L timing lines is shared with the whole array, each
one directed to an external converter able to operate at laser repetition frequency [19]. The number
of lines is evaluated starting from the maximum throughput the elaboration unit can handle, thus
guaranteeing the maximum exploitation of the bandwidth even at low detection rate. In particular,
each time the number of pixels detecting a photon is higher than or equal to the number of lines the
full bandwidth is exploited.
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Fig. 6. Simplified schematic of the routing logic dedicated to a pixel of the array. A dedicated bus is
needed to allow a communication between different pixels, while an in-pixel selection logic performs
the routing of the signal towards L external converters. A delay line is included to keep the timing
information during the selection process.
Fig. 7. Timing diagram of the routing algorithm: Each time a photon is detected during a dwell time a
selection process starts, lasting for more than one period (for instance, here three periods are needed).
At the end of this phase the delayed signals are measured by means of the external converters. Each
excitation period can be exploited as dwell time, since a pipelined mechanism has been designed on
purpose. In particular, more than one communication bus is present, and therefore, different selections
can be performed at the same time.
Like in event-driven architectures an address comes along with each timing information, in order
to track the position of the pixel within the whole array, thus demanding for a bandwidth equal to
B W = L · [N bi t + log2(N )] · 1Tlaser (11)
where N bi t is the number of bits needed to encode the timing measure, while log2(N ) bits are
required to identify the pixel within N pixels composing the array.
A simplified schematic of the routing logic associated to one pixel is represented in Fig. 6.
Like in clock-driven systems, a dwell time is used to accumulate events into the array but, instead
of a converter followed by a memory, a low-jitter delay line is integrated in each pixel to keep the
timing information.
Each excitation cycle is used as dwell time; at the end of every period a smart selection logic
makes a comparison between pixels which detected a photon and some of them are chosen to be
routed towards the converters. Only after the selection process is over, the pixels are connected to
the lines by means of a demultiplexer and the delayed signals can be processed by the external
electronics.
In general, the selection mechanism lasts for more than one laser period, therefore a pipeline-like
architecture has been included; in this way a new selection can start, while another is being carried
out. A timing diagram of the algorithm is reported in Fig. 7, including the pipeline mechanism.
Three different event loss mechanism arise in the algorithm described so far. First of all, like in
classical clock-driven architectures, only one event (the first one) is recorded during the dwell time,
while the others are lost. At this point, the pixel participates to a selection process, starting from the
end of the dwell time and for an integer number, α, of excitation cycles, which includes the selection
process and the period used by the delay line to output the signals, no photon impinging on the
pixel can trigger a new comparison, resulting in a second source of counting loss.
Finally, each time a high number of pixels detects a photon during the same excitation period,
only a limited set is selected by the router to be connected to the external converters, while all the
other events are discarded.
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Fig. 8. Event loss mechanism with a router-based readout and a timing line dedicated to each pixel. For
instance, here, the selection process lasts for a single laser period, so α = 2.
The combination of the different event-loss mechanisms leads to a saturation of the imager
response.
For the sake of simplicity, it is possible to separate the analysis of the response in two parts.
Initially, only the first two event loss mechanisms are taken into account. As a result, the rate of
participations to a comparison is found, that is the mean number of times a pixel enters a selection
process during the whole measure. Finally, the third event loss mechanism, due to the presence of
other pixels taking part to the selection process, is included in the analysis.
The rate of participations to a selection process, r sel, is derived by neglecting the third event loss
mechanism, that is equivalent to calculate r r ec for a router-based system with a number of timing
lines equal to the pixel number. In this case the selection logic does not play any role and each pixel
exhibits only a dead time whose end is synchronous with the laser pulse. The situation is shown in
Fig. 8.
The whole measurement time, Tmeasur e, can be expressed as the sum of two contributions: an
integer number of laser periods used by the logic to perform the routing (including the selection
processes and the time taken by the delay line to send the timing signal to the external conversion
electronics) and the remaining time, consisting in dwell times where either zero or one event is
recorded.
Considering the number of times a pixel participates to a selection during the measurement (N sel)
the first contribution has a duration Tsel,TO T , which can be expressed as
Tsel,TO T = α · Tlaser · N sel (12)
where α · Tlaser is the time needed to perform the routing.
On the other hand, the remaining time is equal to the difference between the measurement time,
Tmeasur e, and Tsel,TO T .
The remaining time can be considered as the effective measurement time to calculate the partic-
ipation rate to the selection process. The situation is totally equivalent to the one reported in Fig. 1,
where Tdwell is equal to Tlaser . As a result
r sel = 1 − e
−Tlaser ·r det
Tlaser
· (1 − α · Tlaser · r sel) (13)
where the same expression of (3) is reduced by the factor (1 − α · Tlaser · r sel), that is the probability
that an event occurs in an excitation period of the remaining time.
It is worth noting that the equation was obtained for a constant r det ; however it also applies to the
case of pulsed illumination. In fact, the dwell time coincides with a period, so the average number
of photons detected in a dwell time does not depend on the distribution of detected photons within
a period, but only on its integral, so only on the average value.
Rearranging (13), the following result is obtained:
r sel = 1 − e
−Tlaser ·r det
1 + α · (1 − e−Tlaser ·r det ) ·
1
Tlaser
. (14)
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As expected, the curve approaches the ideal line for low detection rates and reaches a saturation
at high frequencies due to event loss. Numerical simulations have confirmed the validity of (14),
when considering the system of Fig. 8, i.e., a timing line dedicated to each detector.
Nevertheless, a router-based approach features a limited number of lines L , along with a much
higher number of pixels N . To this aim, a pixel selection is performed during each comparison, thus
introducing an additional source of counting loss, which must be considered in the imager response
of the system.
Considering an excitation cycle, the probability P that a pixel participates to a selection starting
from the following period can be simply evaluated from (14):
P = r sel · Tlaser . (15)
From a probabilistic point of view, during each period a binomial experiment is performed: a pixel
can either enter a selection phase (with probability P ) or not (with probability 1 − P ). As a result,
the probability that a pixel enters in a selection phase where exactly n pixels ask for an access to
the external channels is equal to
Pn = P n ·
(
N − 1
n − 1
)
· (1 − P )N −n = n
N
· P n ·
(
N
n
)
· (1 − P )N −n (16)
where the binomial coefficient can be expressed in the form
(
N
n
)
= N !
n ! · (N − n)! . (17)
Given a random selection mechanism, the probability of a pixel to be routed towards one of the
converters depends on the number of pixels taking part to the comparison. In the simple case of
a single timing line shared with N pixels, if only one pixel detects a photon its probability to be
recorded is 1. Conversely, if n competitors are present the probability drops to 1/n .
In the general case of L timing lines shared with the array, each time n is less or equal than L all
the competitors are routed towards an external converter and no event is lost. On the contrary, if a
higher number of pixels participate to a comparison (n > L ) only L pixels are randomly selected by
the routing logic, resulting in a recording probability Pr ec equal to Pn · L /n :
Pr ec(n) =
{
1 · Pn , n ≤ L
L
n · Pn , n > L .
(18)
The overall probability to record an event is equal to the sum of the probabilities Pr ec(n) with n
ranging from 1 to N , that is the number of pixels in the array. The imager response of the system is
obtained dividing this probability by the laser period
r r ec = 1Tlaser ·
N∑
n=1
Pr ec(n) = 1Tlaser ·
[
L∑
n=1
Pn +
N∑
n=L +1
L
n
· Pn
]
. (19)
It is now possible to simplify the expression:
r r ec = 1Tlaser ·
[
L∑
n=0
Pn +
N∑
n=0
L
n
· Pn −
L∑
n=0
L
n
· Pn
]
= 1
Tlaser
·
[
N∑
n=0
L
n
· Pn +
L∑
n=0
(
1 − L
n
)
· Pn
]
= L
N · Tlaser ·
[
N∑
n=0
P n ·
(
N
n
)
· (1 − P )N −n −
L −1∑
n=0
L − n
L
· P n ·
(
N
n
)
· (1 − P )N −n
]
. (20)
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Fig. 9. Response of a 1000-pixels imager featuring a router-based readout architecture with the timing
diagram of Fig. 7 (α = 4). The curves have been obtained from (21) for different numbers of timing
lines, ranging from 1 to 45. The response with a number of lines equal to the dimension of the array
(L = 1000), expressed in (14), is also shown.
By applying the binomial theorem on the first summation, the imager response is obtained as
r r ec = LN · Tlaser ·
[
1 −
L −1∑
n=0
L − n
L
· P n ·
(
N
n
)
· (1 − P )N −n
]
. (21)
The formula has been validated by means of numerical simulations. In particular, the whole routing
algorithm presented in [12] has been simulated at different r det (considering a Poisson distribution
of events) and the corresponding r r ec has been extracted and compared with the theoretical result
expressed in (21).
In Fig. 9 the response of an imager with 1000 pixels is shown for a number of shared lines
ranging from 1 to 45, along with simulated results. It is worth noting that the imager response
depends mainly on three elements: the duration of the comparison phase, expressed by the α
parameter, the number of pixels N and the number of shared lines L .
It can be shown that the presence of a number of pixels much higher than L (N >> L ) gives rise
to an imager response which is almost independent from the value of α. In particular, the curve
saturates to a value close to L /(N · Tlaser ), which corresponds to the limitation set by the bandwidth,
despite the duration of the comparison phase.
A comparison based on the imager response between the router-based system and other readout
architectures is shown in Fig. 10.
It is worth noting that the imager response of a router-based architecture approaches saturation,
that is maximum bandwidth occupation, at lower detection rates if compared with clock-driven and
event-driven readouts, thus leading to higher counting efficiency at low frequencies. For instance,
in the example of Fig. 10 a detection rate of 800 kcps (1% of the laser rate) is sufficient to provide
a maximum exploitation of the bus bandwidth.
The comparison shows that a router-based approach results faster than clock-driven solutions
only at frequencies well below 1% of the excitation rate (see Fig. 10). In fact, the maximum bandwidth
occupation comes along with a large number of address bits, which are not required with clock-driven
architectures. Concerning event-driven readouts, the maximum measurement speed is relatively
low at pile-up-limited detection rates, even if the number of address bits can be limited to 2 or 3.
3. Simulations Under Typical TCSPC Conditions
The imager response of a readout architecture provides a useful tool to compare different systems
in the case of uniform illumination of the array.
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Fig. 10. Comparison between the different readout architectures described in the article, both in terms of
imager response (top) and counting efficiency (bottom). The three systems have the same bandwidth,
equal to 8 Gbit/s, considering arrays of 1000 pixels and 10 bits to encode timing information. 8-bits
clusters are considered for the event-driven architecture, while 5 timing lines and α = 4 have been
considered for the router-based system.
Nonetheless, this situation does not reflect the spatial distribution of fluorescence phenomena in
real TCSPC experiments. In fact, illumination is usually confined to some parts of the array, thus
impairing the performance of both clock-driven and event-driven architectures.
In particular, clock-driven systems involve the readout of every pixel location, irrespective of the
presence of timing data, resulting in a reduction of the throughput every time illumination is not
uniformly distributed on the array. Similarly, in event-driven systems the counting efficiency drops
each time a cluster is not illuminated.
The effect of a non-uniform illumination is shown in Fig. 11 for different readout systems: Here,
only a portion of the array, namely a quarter, is illuminated at 800 kcps detection rate, while no
photon impinges on other pixels. In particular, the illumination on each detector has been emulated
by means of a Poisson process, while events are recorded using the different approaches described
in Section 2.
It is evident that, in this case, the router-based architecture records a higher number of events,
since the converters are shared amongst a lower number of detectors if compared to the case of
uniform illumination, thus resulting in higher counting efficiency.
It is worth highlighting that in clock-driven and router-based architectures the spatial distribution
of fluorescence signals does not have any impact on the counting efficiency of the system, since
each pixel receives the same treatment. It follows that the results shown in Fig. 11 are valid also
for different illumination patterns. Conversely, in event-driven systems, a sparser illumination leads
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Fig. 11. Three 1000-pixels imagers, featuring the same bandwidth but different readout architectures
(same systems considered in Fig. 10), are illuminated with a rectangular pattern: A quarter of the array
(pixels from 376 to 625) detect photons at an average rate of 800 kcps, while no event is registered on
other detectors. The events accumulated after a different time tmeasur e elapsed from the beginning of the
experiment are reported for each pixel (top), along with the mean number of registered counts over the
array (bottom).
to a better exploitation of resources and, therefore, to higher r det . In any case, the event-driven
architectures features the lowest counting efficiency, as can be inferred from Fig. 10.
4. Conclusion
The imager response of different readout architectures, namely clock-driven, event-driven and
the recently introduced router-based approach, has been mathematically derived, thus allowing a
comparison in terms of measurement speed in the simple case of uniform illumination of the whole
array.
In this case, clock-driven architectures exhibit the highest counting efficiency, thus leading to faster
TCSPC measurements. Nevertheless, in typical TCSPC experiments fluorescence phenomena do
not affect the whole set of detectors and the presence of a converter dedicated to each pixel is, in
principle, unnecessary.
Numerical simulations show that the router-based architecture features the highest counting
efficiency in the case of illumination limited to a subset of the detectors, thus representing a valid
alternative to both clock-driven and event driven-readouts and paving the way to a significant
speedup of TCSPC experiments.
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